PATENT ABSTRACTS OF JAPAN

(11)Publication number:

09-266229

(43) Date of publication of application: 07.10.1997

(51)Int.CI.

H01L 21/60 H01L 21/56 H01L 23/29 H01L 23/31 H05K 1/18

(21)Application number: 08-073674

(71)Applicant: MATSUSHITA ELECTRIC IND CO

LTD

(22)Date of filing:

28.03.1996


(72)Inventor: BESSHO YOSHIHIRO

(54) PACKAGING METHOD OF SEMICONDUCTOR DEVICE AND PACKAGED STRUCTURE OF SEMICONDUCTOR DEVICE


(57)Abstract:


PROBLEM TO BE SOLVED: To prevent thermal stress from being produced owing to thermal contraction of a resin component, by filling a gap between a semiconductor device and a circuit board with the liquid resin mixture containing an inorganic filler, and hardening the resin mixture in the state where the inorganic mixture is located in the vicinity of a small thermal expansion coefficient member.

SOLUTION: A gap between a semiconductor device 1 and a circuit board 4 is filled with a liquid resin mixture 7. The circuit board 4 is turned over and is heated at temperature of about 150° C to harden the liquid resin mixture 7. The liquid resin mixture 7 contains at least resin 8 and an inorganic filler 9, in which a ratio of the resin 8 and the inorganic filler 9 is adjusted such that a thermal expansion coefficient of the resin mixture 10 after being hardened is coincident with that of a junction 6 of a conductive bonding agent. Further, the hardening is performed in the state wherte the inorganic filler 9 is









displaced to the side of a small thermal expansion coefficient semiconductor device 1.

LEGAL STATUS

[Date of request for examination]

03.07.1998

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

BEST AVAILABLE COPY

2930186

[Date of registration]

21.05.1999

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The mounting approach of the semiconductor device characterized by to have the process which is the mounting approach of a semiconductor device of mounting a semiconductor device in the circuit board by face down, and mounts said semiconductor device in said circuit board, the process filled up with the liquefied resin constituent which contains resin and an inorganic filler in the gap of said semiconductor device and said circuit board, and the process which hardens said resin constituent in the condition that said inorganic filler is located near the small member of a coefficient of thermal expansion.

[Claim 2] The mounting approach of the semiconductor device according to claim 1 which hardens said resin constituent in the condition that said inorganic filler is located near said circuit board when the

coefficient of thermal expansion of said semiconductor device is larger than the coefficient of thermal expansion of said circuit board.

[Claim 3] The mounting approach of the semiconductor device according to claim 1 which hardens said resin constituent in the condition that said inorganic filler is located near said semiconductor device when the coefficient of thermal expansion of said semiconductor device is smaller than the coefficient of thermal expansion of said circuit board.

[Claim 4] The mounting approach of a semiconductor device according to claim 1, 2, or 3 of using the specific gravity difference of said resin in said liquefied resin constituent, and said inorganic filler as an approach of positioning said inorganic filler.

[Claim 5] The mounting approach of a semiconductor device according to claim 3 of turning said circuit board over and using the specific gravity difference of said resin and said inorganic filler as an approach of locating said inorganic filler near said semiconductor device.

[Claim 6] The mounting approach of the semiconductor device of five given in any 1 term from claim 1 using the property in which the viscosity of said resin in said liquefied resin constituent falls rapidly in the state of an elevated temperature as an approach of positioning said inorganic filler.

[Claim 7] The mounting approach of a

semiconductor device according to claim 6 of performing positioning of said inorganic filler, and hardening of said liquefied resin constituent at the same process.

[Claim 8] The mounting approach of the semiconductor device of seven given in any 1 term from claim 1 which mounts said semiconductor device in said circuit board using a solder bump.

[Claim 9] The mounting approach of the semiconductor device of seven given in any 1 term from claim 1 which mounts said semiconductor device in said circuit board using electroconductive glue.

[Claim 10] The mounting approach of the semiconductor device of seven given in any 1 term from claim 1 which mounts said semiconductor device in said circuit board using a projection electrode and electroconductive glue.

[Claim 11] The mounting object of the semiconductor device characterized by being in the condition in which the semiconductor device was mounted in the circuit board, was equipped with the resin constituent which contains resin and an inorganic filler in the gap of said semiconductor device and said circuit board, and said inorganic filler in said resin constituent was located near the small member of a coefficient of thermal expansion.

[Claim 12] The mounting object of the semiconductor device according to claim 11 with which it has said resin constituent from which a coefficient of thermal expansion changes perpendicularly to said circuit board.

[Claim 13] The mounting object of the semiconductor device according to claim 11 or 12 which is in the condition in which said inorganic filler in said resin constituent was located near said circuit board when the coefficient of thermal expansion of said semiconductor device is larger than the coefficient of thermal expansion of said circuit board.

[Claim 14] The mounting object of the semiconductor device according to claim 11 or 12 which is in the condition in which said inorganic filler in said resin constituent was located near said semiconductor device when the coefficient of thermal expansion of said semiconductor device is smaller than the coefficient of thermal expansion of said circuit board.

[Claim 15] The mounting object of the semiconductor device according to claim 12, 13, or 14 whose average of the vertical coefficient of thermal expansion to said circuit board of said resin constituent corresponds with the value of the vertical coefficient of thermal expansion to said circuit board of the connection part of said semiconductor device and said circuit board mostly.

[Claim 16] The mounting object of the semiconductor device according to claim 15 with which it has said resin constituent with which the rate of said

resin and said inorganic filler was adjusted so that the average of the vertical coefficient of thermal expansion to said circuit board of said resin constituent and the value of the vertical coefficient of thermal expansion to said circuit board of the connection part of said semiconductor device and said circuit board may be mostly in agreement. [Claim 17] The mounting object of the semiconductor device of 16 given in any 1 term from claim 11 using an inorganic filler spherical as said inorganic filler in said resin constituent.

[Claim 18] The mounting object of the semiconductor device of 17 given in any 1 term from claim 11 by which said semiconductor device is mounted in said circuit board using the solder bump.

[Claim 19] The mounting object of the semiconductor device of 17 given in any 1 term from claim 11 by which said semiconductor device is mounted in said circuit board using electroconductive glue. [Claim 20] The mounting object of the semiconductor device of 17 given in any 1 term from claim 11 by which said semiconductor device is mounted in said circuit board using a projection electrode and electroconductive glue.

[Claim 21] The mounting object of the semiconductor device of 20 given in any 1 term from claim 11 equipped with said semiconductor device with which coefficients of thermal expansion differ, and said circuit board.

DETAILED DESCRIPTION

[Detailed Description of the Invention] [0001]

[Field of the Invention] This invention relates to the mounting approach of a semiconductor device, and its mounting object in detail about a semiconductor device.

[0002]

[Description of the Prior Art] When it mounts a semiconductor device to up to the circuit board conventionally, the approach by soldering is common. However, by the miniaturization of the package of a semiconductor device, and the increment in the number of connection terminals, spacing between connection terminals becomes narrow and it is becoming difficult gradually to cope with it with the conventional soldering technique in recent years. [0003] So, recently, the approach of aiming at a miniaturization and efficient use of a component-side product is invented by carrying out direct attachment of the naked semiconductor device on the circuit board. There is the following as the example.

[0004] First, in case the approach connects a semiconductor device to the circuit board electrically, it carries out the laminating of the solder layer beforehand formed of the vacuum evaporation film of an adhesion metal or a diffusion

prevention metal, and plating on the terminal electrode of a semiconductor device. And next, the face down of the semiconductor device which has the above electrode structure is carried out on the circuit board, it heats to an elevated temperature and welding of the solder on the terminal electrode of a semiconductor device is carried out to the connection electrode of the circuit board. [0005] According to this approach, it can carry out by putting connection in block, and the mounting structure by this approach has further the description that the mechanical strength after connection is strong. Therefore, it is supposed that it is this approach an effective approach. [0006] Moreover, in order to secure the stability of the joint by solder, the mounting object of the semiconductor device which carried out the resin seal of between a semiconductor device and the circuit boards is indicated by the U.S. Pat. No. 5121190 specification.

[0007] Hereafter, the mounting approach and mounting object of the conventional semiconductor device are explained.

Drawing 5 is the important section sectional view of the mounting object of the semiconductor device in the conventional technique. In drawing 5, the joint according [accord / the circuit board and 5 / a connection electrode / 1 / 2 / a semiconductor device and / 13] to solder in the terminal electrode of a semiconductor device 1 and 4 and 14 are

closure resin.

[0008] In this conventional technique, the semiconductor device 1 with which the solder bump was formed on the terminal electrode 2 is first carried in the position of the connection terminal 5 of the circuit board 4 by face down. Next, it heats to a 200-300-degree C elevated temperature, melting of the solder bump on the terminal electrode 2 is carried out, and welding is carried out to the connection terminal 5. By carrying out like this, a semiconductor device 1 and the circuit board 4 are connected by the joint 13 by solder. Then, the gap of a semiconductor device 1 and the circuit board 4 is filled up with liquefied closure resin 14, and heat hardening is carried out at the temperature of about 150 degrees C. According to the above process, the mounting object which closed the semiconductor device 1 by closure resin 14 can be acquired. [0009]

[Problem(s) to be Solved by the Invention] However, in the mounting object of the above conventional semiconductor device, by change of the environmental temperature at the time of using the mounting object of this semiconductor device, the thermal stress by the difference of the coefficient of thermal expansion of a semiconductor device 1 and the circuit board 4 will arise, and the joint 13 by solder will be joined

by that thermal stress. Moreover, when

using especially the mounting object of this semiconductor device in an elevated temperature field, also in the closure resin 14 with which the gap of a semiconductor device 1 and the circuit board 4 is filled up, the new thermal stress by thermal expansion will arise, and the joint 13 by solder will be joined by this thermal stress. Therefore, in this conventional mounting object, since all of such thermal stress join the joint 13 by solder, the dependability of the electrical installation of a semiconductor device 1 and the circuit board 4 gets worse. [0010] In order to avoid such thermal stress, it is necessary to secure the stability of the joint 13 by solder using what has a coefficient of thermal expansion small as closure resin 14 (it is a match to the coefficient of thermal expansion of the joint 13 according to solder still more preferably). As such (a coefficient of thermal expansion is small) closure resin 14, what carried out content of the inorganic filler about 40 to 75% of the weight (still more preferably about 50 - 60 % of the weight) can be considered in closure resin 14.

[0011] However, although it will solve about the thermal stress of the joint 13 by the solder which works perpendicularly (it only says also "perpendicularly" hereafter.) to the circuit board if such closure resin 14 (what has such a small coefficient of thermal expansion that it agrees in the coefficient of thermal

expansion of the joint 13 by solder) is used The circuit board is met and it is in parallel (it is hereafter called "the direction of a flat surface".). About the thermal stress produced according to the difference of the coefficient of thermal expansion of the semiconductor device 1 and the circuit board 4 which work, it is unsolvable. If about it and such closure resin 14 are used, the thermal stress of the direction of a flat surface will increase further.

[0012] Increase of such thermal stress of the direction of a flat surface is produced when coefficients of thermal expansion with the joint 13, the semiconductor device 1, and the circuit board 4 by solder differ greatly. That is, since it cannot be made to agree with the coefficient of thermal expansion of a semiconductor device 1 and the circuit board 4 even if it makes the coefficient of thermal expansion of closure resin 14 agree in the joint 13 of solder, increase of thermal stress takes place according to the difference of the coefficient of thermal expansion. Therefore, the thermal stress produced according to the difference of the coefficient of thermal expansion of the direction of these flat surfaces joins the joint 13 by solder, and worsens the dependability of the electrical installation of a semiconductor device 1 and the circuit board 4.

[0013] This invention was made in order to solve such a technical problem, and it aims at offering the mounting approach of the mounting object of a reliable semiconductor device, and the semiconductor device for obtaining this. [0014]

[Means for Solving the Problem] This invention for attaining the above mentioned purpose is the mounting approach of a semiconductor device of mounting a semiconductor device in the circuit board by face down, and is characterized by to have the process which mounts said semiconductor device in said circuit board, the process which fills up the gap of said semiconductor device and said circuit board with the liquefied resin constituent containing resin and an inorganic filler, and the process which hardens said resin constituent in the condition that said inorganic filler is located near the small member of a coefficient of thermal expansion.

[0015] By carrying out like this, the inclination of a coefficient of thermal expansion will occur in said resin constituent after hardening which intervenes between said semiconductor devices and said circuit boards between the part which has the distribution condition of said inorganic filler, i.e., said inorganic filler, and the part which is not. Therefore, a perpendicular direction and the direction of a flat surface can prevent effectively generating of the thermal stress by heat expansion of said resin

constituent by how said inorganic filler is distributed.

[0016] Moreover, when the coefficient of thermal expansion of said semiconductor device is larger than the coefficient of thermal expansion of said circuit board, it is desirable to harden said resin constituent in the condition that said inorganic filler is located near said circuit board. Since said inorganic filler has the effectiveness of raising thermal conductivity, according to said mounting approach, heat conduction over said circuit board improves, and the difference of the coefficient of thermal expansion of said semiconductor device and said circuit board is eased here, therefore, generating of the thermal stress said resin constituent after hardening will have the inclination of a coefficient of thermal expansion perpendicularly, and according to heat expansion of said resin constituent -- a perpendicular direction and the direction of a flat surface .. it can prevent -- said semiconductor device and said circuit board · dependability · it can mount highly.

[0017] Furthermore, when the coefficient of thermal expansion of said semiconductor device is smaller than the coefficient of thermal expansion of said circuit board, it is desirable to harden said resin constituent in the condition that said inorganic filler is located near said semiconductor device. By carrying out like this, heat conduction over said

semiconductor device improves, the difference of the coefficient of thermal expansion of said semiconductor device and said circuit board is eased, and the direction of a flat surface can be prevented perpendicularly [generating / of the thermal stress by heat expansion of said resin constituent].

[0018] Moreover, as an approach of positioning said inorganic filler, the method of using the specific gravity difference of said resin in said liquefied resin constituent and said inorganic filler, the method of using the property in which the viscosity of said resin in said liquefied resin constituent falls rapidly in the state of an elevated temperature, etc. are desirable. Furthermore, the method of turning said circuit board over and using the specific gravity difference of said resin and said inorganic filler as an approach of locating said inorganic filler near said semiconductor device, is also desirable. Moreover, the method of performing positioning of said inorganic filler and hardening of said liquefied resin constituent at the same process is also desirable.

[0019] Furthermore, the approach of mounting said semiconductor device in said circuit board using a solder bump, the method of mounting said semiconductor device in said circuit board using electroconductive glue, the method of mounting said semiconductor device in said circuit board using a projection

electrode and electroconductive glue, etc. are desirable.

[0020] Moreover, said inorganic filler in said resin constituent is characterized by being in the condition to which the semiconductor device was mounted in the circuit board by the semiconductor device concerning this invention, and it was equipped with the resin constituent which contains resin and an inorganic filler in the gap of said semiconductor device and said circuit board, and the mounting object was located in it near the small member of a coefficient of thermal expansion. Furthermore, it is desirable to have said resin constituent from which a coefficient of thermal expansion changes perpendicularly to said circuit board. Moreover, when it being in the condition in which said inorganic filler in said resin constituent was located near said circuit board when the coefficient of thermal expansion of said semiconductor device is larger than the coefficient of thermal expansion of said circuit board, and the coefficient of thermal expansion of said semiconductor device are smaller than the coefficient of thermal expansion of said circuit board, it is desirable that it is in the condition in which said inorganic filler in said resin constituent was located near said semiconductor device. [0021] By having made it such a configuration, in a perpendicular direction, the average of the coefficient of thermal expansion of the perpendicular

direction of said resin constituent and the value of the coefficient of thermal expansion of the perpendicular direction of the connection part of said semiconductor device and said circuit board can be maintained almost identically, and the difference of the coefficient of thermal expansion by the side of said semiconductor device and said circuit board can be eased in the direction of a flat surface with said resin constituent from which a coefficient of thermal expansion changes perpendicularly. Therefore, a perpendicular direction and the direction of a flat surface are enabled to prevent effectively generating of the thermal stress by heat expansion of said resin constituent, and when the coefficients of thermal expansion of said semiconductor device and said circuit board differ, the mounting object of a reliable semiconductor device can be acquired. [0022] Furthermore, it is desirable to have said resin constituent with which the rate of said resin and said inorganic filler was adjusted so that the average of the vertical coefficient of thermal expansion to said circuit board of said resin constituent and the value of the vertical coefficient of thermal expansion to said circuit board of the connection part of said semiconductor device and said circuit board may be mostly in agreement. It is also desirable that the spherical inorganic filler is used as said

inorganic filler in said resin constituent. [0023] Moreover, it is also desirable that said semiconductor device is mounted in said circuit board using a solder bump, that said semiconductor device is mounted in said circuit board using electroconductive glue, and that said semiconductor device is mounted in said circuit board using a projection electrode and electroconductive glue.

[0024]

[Embodiment of the Invention] Hereafter. the gestalt of operation of this invention is explained based on a drawing. Drawing 1 shows process drawing about the mounting approach of the semiconductor device concerning the first operation gestalt of this invention. As for resin and 9, in drawing 1, the resin constituent with 1 [liquefied / a semiconductor device, the joint according / 2 / 3 / a terminal electrode and / 6 / to electroconductive glue in electroconductive glue and 4, and 7] according [the circuit board and 5] to a connection electrode and 8 are [an inorganic filler and 10] the resin constituents after hardening. Hereafter, based on process drawing of drawing 1, the mounting approach of the semiconductor device concerning this first operation gestalt is explained. [0025] First, as shown in drawing 1 (a), electroconductive glue 3 is beforehand formed in the terminal electrode 2 of a semiconductor device 1. In this case, electroconductive glue 3 may be directly

formed on the terminal electrode 2, and may be formed on the projection electrode (bump) beforehand formed in the terminal electrode 2.

[0026] Next, as shown in drawing 1 (b), this semiconductor device 1 is made a. face down (facing down), alignment is performed to the position of the connection electrode 5 of the circuit board 4 (for example, GARAEPO substrate), and a semiconductor device 1 is carried on the circuit board 4. Thereby, the terminal electrode 2 of a semiconductor device 1 and the connection electrode 5 of the circuit board 4 are electrically connected by the joint 6 by electroconductive glue. In this case, the coefficient of thermal expansion of a semiconductor device 1 is smaller than the coefficient of thermal expansion of the circuit board 4.

[0027] Next, as shown in drawing 1 (c), the gap of a semiconductor device 1 and the circuit board 4 is filled up with the liquefied resin constituent 7. And as shown in drawing 1 (d), the liquefied resin constituent 7 is stiffened by turning the circuit board 4 over and heating at the temperature of about 150 degrees C. If it does so, the inorganic filler 9 can obtain the resin constituent 10 after hardening in the condition of having sedimented to the semiconductor device 1 side, in the liquefied resin constituent 7 according to the specific gravity difference of resin 8 (for example, epoxy

resin) and the inorganic filler 9 (for example, silica).

[0028] According to the above process, the mounting object of the semiconductor device 1 as shown in drawing 2 can be acquired. In the liquefied resin constituent 7 used at this time, resin 8 and the inorganic filler 9 contain at least. Moreover, as this resin constituent 7, that to which the rate of resin 8 and the inorganic filler 9 is adjusted is used so that the coefficient of thermal expansion of the resin constituent 10 after hardening may be in agreement with the coefficient of thermal expansion of the joint 6 of electroconductive glue. For this reason, even if it is in the condition in which the inorganic filler 9 sedimented in the resin constituent 10 after hardening, the coefficient of thermal expansion of the perpendicularly the resin constituent 10 after hardening averaged is in agreement with the coefficient of thermal expansion of the perpendicular direction of the joint 6 of electroconductive glue.

[0029] Moreover, in the above mentioned process, since it was made to harden where the inorganic filler 9 is brought near by the semiconductor device 1 side, by the semiconductor device 1 side with a small coefficient of thermal expansion, the coefficient of thermal expansion of the direction of a flat surface of the resin constituent 10 after hardening is small, and as it said that it was large, it has the inclination of a coefficient of thermal

expansion perpendicularly in the resin constituent 10 after hardening by the circuit board 4 side with a large coefficient of thermal expansion. [0030] Therefore, when using a semiconductor device 1 at an elevated temperature, generating of the thermal stress of the perpendicular direction by the thermal expansion of the resin constituent 10 after hardening which exists in the gap of a semiconductor device 1 and the circuit board 4, and the direction of a flat surface can be prevented. Consequently, the mounting object of the reliable semiconductor device 1 of electric connection can be acquired.

[0031] Moreover, by making it the above configuration, in case it returns to ordinary temperature after carrying out heat hardening of the liquefied resin constituent 7, generating of the thermal stress of the perpendicular direction by the heat shrink of the resin constituent 10 after hardening and the direction of a flat surface can be prevented. Therefore, the dependability of the electric connection at the time of mounting a semiconductor device 1 in the circuit board 4 improves.

[0032] <u>Drawing 3</u> shows the mounting object of the semiconductor device concerning the second operation gestalt of this invention. As for the joint according [accord / the circuit board and 5 / a connection electrode / 1 / 2 / a

semiconductor device and /6] to electroconductive glue in a terminal electrode and 4, and 10, in drawing 3, the resin constituent after hardening and 11 are projection electrodes. [0033] The mounting object of the semiconductor device concerning this second operation gestalt is considered as the configuration which formed the projection electrode 11 in the terminal electrode 2 of a semiconductor device 1. Other configurations are the same as that of the operation gestalt of the above first substantially. Au etc. is used as an ingredient of the projection electrode 11. If it is the configuration which formed the projection electrode 11 in the terminal electrode 2 as shown in this second operation gestalt, in addition to the effectiveness of the operation gestalt of the above 1st, the breadth of the electroconductive glue at the time of mounting a semiconductor device 1 in the circuit board 4 can be regulated, and it will become joinable in a detailed pitch. [0034] Drawing 4 shows the mounting object of the semiconductor device concerning the third operation gestalt of this invention. In drawing 4, 1 is a semiconductor device and a joint according [accord / a connection electrode and 10 / the resin constituent after hardening / 2 / 4 / a terminal electrode and / 12] to solder in the circuit board and 5.

[0035] The mounting object of the

semiconductor device concerning this third operation gestalt is considered as the configuration which mounted the terminal electrode 2 of a semiconductor device 1 in the terminal electrode 5 of the circuit board 4 by the joint 12 by solder. Other configurations are the same as that of the operation gestalt of the above first to a real enemy.

[0036] If it is the configuration which mounts a semiconductor device 1 in the circuit board 4 using the joint 12 by solder as shown in this third operation gestalt, in addition to the effectiveness of the operation gestalt of the above 1st, a semiconductor device 1 can be more firmly mounted in the circuit board 4. Moreover, by the mounting approach by the conventional solder, although the quality of the material of the circuit board was limited to the thing (for example, ceramic substrate) near the coefficient of thermal expansion of a semiconductor device on the problem of thermal stress, according to this operation gestalt, it becomes possible to use the circuit board of all the quality of the materials.

[0037] Moreover, in the above operation gestalt [first], the second operation gestalt, and the third operation gestalt, although the configuration which made the inorganic filler 9 in a resin constituent sediment to a semiconductor device 1 side was explained supposing the case where the coefficient of thermal

expansion of the circuit board 4 is larger than the coefficient of thermal expansion of a semiconductor device 1, this invention is not limited to this. When the coefficient of thermal expansion of the circuit board 4 is smaller than the coefficient of thermal expansion of a semiconductor device 1 (relation contrary to this operation gestalt), it is good, and this configuration can be easily obtained by making it harden without turning the circuit board 4 over, the configuration which made the inorganic filler 9 in a resin constituent sediment to a circuit board 4 side, then in case a liquefied resin constituent is hardened.

[0038]

[Effect of the Invention] According to the mounting approach of the semiconductor device concerning this invention, when producing the mounting object of a semiconductor device and the process changed into an ordinary temperature condition from an elevated temperature condition is performed, generating of the thermal stress of the perpendicular direction by the heat shrink of a resin constituent and the direction of a flat surface can be prevented, therefore, a semiconductor device - the circuit board ·· dependability ·· it can mount highly. [0039] Moreover, according to the mounting object of the semiconductor device concerning this invention, when using the mounting object of this semiconductor device in the state of an

elevated temperature, even if it is, generating of the thermal stress of the perpendicular direction by the thermal expansion of a resin constituent and the direction of a flat surface can be prevented. Therefore, the mounting object of a semiconductor device becomes what has high dependability.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]
[Drawing 1] Process drawing showing the mounting approach of the semiconductor device concerning the first operation gestalt of this invention

[Drawing 2] The important section sectional view of the mounting object of the semiconductor device concerning the first operation gestalt of this invention

[Drawing 3] The important section sectional view of the mounting object of the semiconductor device concerning the second operation gestalt of this invention [Drawing 4] The important section sectional view of the mounting object of the semiconductor device concerning the third operation gestalt of this invention [Drawing 5]. The important section

[Drawing 5] The important section sectional view of the mounting object of the semiconductor device in the conventional technique

[Description of Notations]

- 1 Semiconductor Device
- 2 Terminal Electrode

- 3 Electroconductive Glue
- 4 Circuit Board
- 5 Connection Electrode
- 6 Joint by Electroconductive Glue
- 7 Liquefied Resin Constituent
- 8 Resin
- 9 Inorganic Filler
- 10 Resin Constituent after Hardening
- 11 Projection Electrode
- 12 13 Joint by solder
- 14 Closure Resin

일본공개특허공보 평09-266229호(1997.10.07) 1부.

[첨부그림 1]

Cited Reference

(19)日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出國公開番号


特開平9-266229

(43)公開日 平成9年(1997)10月7日

(51) Int CL*	默斯記号 广内整理等号	. F 1	技術表示部界	
HOLL 21/80		HO11 21/80	3115	
21/56		21/58	R	
23/29		H05K 1/16	J	
23/91		H01L 23/30	Z	
H05K 1/18	,			
		有益素 水管空幕	競球項の数21 OL (全 5 頁)	
(21) 出路接号	₹98 478 - 73874	(71)出版人 000005至	1)出版人 000005821	
(22) (1)261	平成8年(1990) 1 月28日		度使能式会社 [東市大学門真1006番地	
		(72)発明者 劉所 芳金		
			其市大学門真1006群境 松下電器	
			拉内 黄幸 (外1名)	

(64) 【発明の名割 ・ 半導体設置の実施方法をよび半導体設置の実施体

【詩題】 半连体装置をフェースタウンで回路 芸坂に実 疑した半连体装置の実装体において、半路体装置と回路 荷坊と (東京的 抱積の 信頼性 を向上させる。 「解決手段】 半路体装置が回路登城に実続され、半路体装置と四路登板との間距に増節 8 と無機フィラー9 とを30 世間 組成物 1 0 が何えられ、智能組成物 1 0 中の無数 フィラー9 が無影悪係数 の小さい部材 の近傍に位置した 信成である。



【特許諸求の範囲】

(請求項1) 半準休装置をフェースダウンで回路等板 に完装する半導体装置の実現方法であって、前記半導体 装置を前記回路番板に実装する工程と、前記半導体 と前記回路番板との間路に無路と無機フィラーとを含む 液状の増離組成物を充填する工程と、前記無機フィラー が終眠機係数の小さい部材の近傍に位置する状態で前記 簡組組成物を硬化する工程とを有することを博数とする 半導体装置の実装方法。

[詩求項2] 対記半導体装置の無能限係数が対記回路 基版の無能既係数よりも大きい場合には、対記無数フィ ラーが対記回路基板の近傍に位置する状態で対記書館組 成物を硬化する語求項1記載の半導体装置の実装方法。

(請求項3) 村記半路体装置の無影級係数が村記四路 審版の無影級係数よりも小さい場合には、村記無数フィ ラーが村記半路体装置の近側に位置する状態で料記機能 起成物を硬化する請求項1記銭の半路体装置の実装方 注

[請求項4] 村記無機フィラーの位置決めを行う方法 として、村記球状の樹脂組成物中の村記樹脂と村記無鉄 フィラーとの比重差を利用する語彙項1,2または3記 数の半連体装置の実験方法。

(路 求項 5) 対記無機フィラーを対記半導体装置の近 例に位置させる方法として、対記回路 萎板を表返して対 記聞語と対記無機フィラーとの比重差を利用する語彙項 3記数の半導体装置の実装方法。

[請求項6] 前記無機フィラーの位置決めを行う方法として、 お記録状の番脳組成物中の前記番脳の粘度が高温状態でも過じ下かる性質を利用する請求項でから5のしずわか1項記載の半退体装置の実装方法。

【語 求項7】 対記無機フィラーの位置決めと、対記決 状の樹脂組 域物の硬化とを同一の工程で行う詩求項6記 戦の半等体発露の実装方法。

【議 求項 8】 材記半速体装置を半田ハンプを用いて材 記回路基紙に実装する該求項 1 から 7 のいずれか 1 項記 数の半途体装置の実装方法。

【議求項9】 前記半導体装置を導電性接名割を用いて 村記回路基板に実装する該求項1から7のいずれか1項 記載の半導体装置の実装方法。

[議求項1.0] 村記半導体装置を突起電優と導電性接 毛刺とを用いて村記回路番優に実験する語彙項1から7 のいずれか1項記載の半導体装置の実装方法。

【請求項 1 1】 半導体装置が回路を仮に実装され、前 記半導体装置と対記回路準仮との問題に世胎と無機フィ ラーとを含む機能組成物が減えられ、対記機能組成物中 の対記無機フィラーが無限保強の小さい部材の近便に 位置した状理であることを特徴とする半導体観電の実装 体。

[議 求項 1.2] 無應職係数が対記回路を頃に対して重 適方向に変化する対記機能通過物が備えられている結求 項 1 1記載の半導件装置の実装体。 【請求項13】 対記半導件装置の無能無係数が対記回路等板の無能無係数よりも大きい場合には、対記機能組成物中の対記無機フィラーが対記回路等板の近傍に位置した状態である請求項11または12記載の半線体装置の実装体。

【詩求項14】 対記半導体装置の無能競風数が対記回 許事板の無能既係数よりも小さし場合には、対記智語組 成物中の対記無機フィラーが対記半導体装置の近傍に位 置した状態である詩求項11または12記載の半導体装 置の実装体。

【請求項15】 対記 財組 組成物の 村記回路 基板に対す う重直方向 の 陰膨脹 係致 の 平均値が、 村記 半 塚 株 恋 と 村記回路 善版 との 接続 夢分の 村記回路 番板に対する 垂直 方向 の 熱影振係 数の 値と ほぼ 一致 して いる語 求項 12。 1.3 また は 14 記載の 半 海 体 装置 の 実 税 休.

【請求項16】 対記倒能組成物の対記回路を拠に対する重直方面の角態職係数の平均値と、対記平域体表置と対記回路基板との模様部分の対記回路基板に対する重直方面の無影器係数の値とが反ば一致するように、対記側距と対記無機フィラーとの割合が調整された対記側節組成物が確定されている請求項15記載の平域体製置の実験体

【請求項17】 対記 関節組成物中の対記無機フィラー として、球状の無機フィラーを用いた語求項11から1 5のいずれか11項記載の半途体表置の実装体。

【諸求項18】 対記半導体装置が半田パンプを用いて 対記回路基板に実装されている諸求項11から17のい ずれが1項記載の半導体装置の実装体。

【訴求項19】 対記半導体装置が整電性接着対を用いて対記回路萎振に実装されている跡求項11から17の いずれか1項記載の半導体装置の実現体。

【諸本項20】 対記半路体装置が突起電便と路電性接 者到とを用いて対記回路要切に実装されている諸本項1 1から17のいずれが1項記載の半路体装置の実装体。 【諸本項21】 熱膨脹低数の異なる対記半路体装置と 対記回路等板とが確えられている諸本項11から20の いずれか1項記載の半路体装置の実装体。

「発明の詳細な説明」

【発明の属する技術分野】本発明は、半塔体装置に関し、詳しくは半塔体装置の実装方法およびその実装体に関するものである。

[:00:02]

【従来の技術】従来、半導体装置を回路を板上へ実験ずる場合には、半田付けによる方法が一般的である。しかし、近年、半導体装置のパッケージの小型化と接続端子数の増加により、接続端子間の間隔が繰くなり、従来の半田付け技術によって対処することが次第に国籍になってきている。

【0003】 そこで、最近では、緑の半導体装置を回路 萎振上に直付けすることによって、実装面級の小型化と 効率的使用とを図ろうとする方法が考え出されている。 その一例として次のようなものがある。

[0004] その方法は、まず、半導体製造を回路手板に電気的に検討する際に、半導体製造の端子電極上にあらかしの密毛金属や拡散的止金属の無高限と、メッキによって形成された半田倉とを検見させる。そして、次に、以上の電優構造を有する半導体製造を回路等級上にフェースタウンさせ、高温に加熱して半導体製造の総子電圧しの半田を回路等級の接級電優に融速させるというものである。

【0005】この方法によれば、機能を一括して行うことができ、さらに、この方法による実践構造は、接続後の根景的強度が強いという特徴を有する。 したがって、この方法は、有効な方法であるとされている。

【0006】また、米国府許第5121190号明過書には、平田による接合部の安定性を確保するために、平 選体装置と回路差別との間を養殖対止した平理体装置の 実装体が開示されている。

【0007】以下、従来の半迭体装置の実装方法とその実装体について延明する。図5は、従来技術における半迭体装置の実装体の要部断面図である。図5において、1は半路体装置、2は平路体装置19端子電低。4は図時数に、5は接続電低、13は半路による接合器、14は対止機能である。

【00.08】この従来技術においては、まず、端子電信 2上に半田パンプが形成された半導体装置1を、回路登 板4の接続架子3の所定の位置に、フェースタウンで搭 載する。次に、200~300℃の窓辺に加熱して、編 子電便2上の半田パンプを溶除させ投続場子5に除るさ せる。こうすることにより、半導体装置1と回路登版4 とが半田による独合部13により接続される。その後 半導体装置1と回路登版4との問題に液状の対止問題1 4を発域し、1500で指展の温度で加熱硬化する。以上 の工程により、半導体装置1を対止問題14で対止した 実践体を得ることができる。

[0009

「発明が解決しようとする調題」しかしながら、以上の 従来の半導体被置の実現体においては、この半導体装置 の実践体を使用する限の環境温度の変化により、半端体 装置1と回路等板4との無影張任数の差による無応力が 生じ、その無応力が半田による接合部13に加わること となる。また、この半導体模像の実現体を特に高温機矩 で使用する場合には、半導体装置1と回路等板4との間 関に充填されていう針止性部14においても影影扱によ る新たな無応力が生じ、この地応力も半田による接合部 13に加わることとなる。したかって、この従来の実験 体においては、これらの触応力がすべて半田による接合 部13に加わるので、半導体装置1と回路等板4との電 気的機様の信頼性が悪化する。 【0010】これらの熱応力を適けるためには、對止樹脂14として熱彫張係数の小さなもの(さらに好ましくは半田による検合部13の無影張係数に一致するもの)を用いて、半田による検合部13の安定性を確保する必要がある。このような(無膨胀保数の小さい)對止樹脂14とじては、對止樹脂14中に無機フィラーを約40~75重量%(さらに好ましくは内50~60重量%)含有させたものが考えられる。

【0011】しかし、このような対止増額14 (半田による接合部13の熱能係後に合致する程に小さい熱能係後をに合致する程に小さい熱能係後を有するもの)を用いると、回路基項に対して重百方向(以下、単に「重直方向」ともいう。)に動く半田による接合部13の急にカルについては解決するが、回路基項に沿って平行方向(以下、「平面方向」という。)に節く半连移装置1と回路基項4との熱能強性数の差によって生ずる熱度が加いっては解決できない。そればかりか、このような対止増額14を用いると、平面方向の熱度力は一層増大する。

【00.12】このような平面方向の熱応力の増大は、単田による接合部13と半導体装置1および回路萎板4との無能既係数が大きく異なることにより生する。つまり、対止問題14の無能機像数を平田の接合部13に合設させたとしても、半導体装置1および回路萎板4の無能係数とは合致させることができないので、その熱能器を数の差によって無成力の増大が起こるのである。したがって、これら平面方向の無能係数の差により生する無に力が、半田による接合部13へ加わり、半導体装置1と回路萎板4との電気的機跡の修育種性を悪化させる。

【0013】本発明は、このような課題を解決するためになされたもので、信頼性の高い平坯体装置の実装体と、これを得るための半導体装置の実装方法を提供することを目的とする。

[0014]

【課題を解決するための手段】上記目的を達成するための本発明は、半導体装置をフェースダウンで回路等版に実装する半導体装置の実現方法であって、前記半導体装置を対比回路等版に実装する工程と、前記半導体装置と前記回路等版との間限に管題と無機フィラーとを含む液状の智能退成物を完成する工程とと、前記無限フィラーが普遍域物を硬化する工程とを目することを特徴とする。【0015】こうすることにより、前記半導体装置と前記回路等版との間に介在する硬化後の前記 増加組織 村記記憶フィラーの在る部分と無し部分との間で熱能験低級の機能が発生することとなる。したがって、前記機能低数の機能が発生することとなる。したがって、前記機能低数の機能が発生することとなる。したがって、前記機能成为の無影響による熱応力の発生を、垂直方向台よび平面方向と

もに効果的に防止することができる。

【ロロ16] また、前記半導体装置の熱膨脹係数が前記 回路革仮の無膨脹係数よりも大きい場合には、前記無機 フィラーが前記回路基版の近傍に位置する状態で前記樹 暗組 成物を硬化することが好ましい。 ここで前記無機フ ィラーは、原伝坚性を向上させる効果を有するので、約 記案装方法によれば前記回路基板に対する熱伝導が向上 し、前記半導体装置と前記回路基版の熱膨脹係数の差が 舞和される。したがって、硬化径の対記樹脂組成物は重 直方向に熱膨脹係数の傾きを有することとなり、前記樹 **脳組成物の熱膨脹による熱応力の発生を垂直方向および** 平面方向ともに防止することができ、前記半導体装置と 前記回路基板とを信頼性高く実装することができる。 【ロロ17】さらに、付記半導体装置の熱膨脹係数が耐 記回路基板の熱膨脹低数よりも小さい場合には、前記無 機フィラーが対記半導体装置の近傍に位置する状態で前 記聞脳組成物を硬化することが好ましい。 こうすること により、前記半導体装置に対する熱伝導が向上し、前記 半導体装置と対記回路基板の熱膨胀係数の差が緩和さ れ、前記問題組成物の無影展による無応力の発生を垂直 方向におよび平面方向ともに助止することができる。 【〇〇18】また、前記無機フィラーの位置決めを行う 方法としては、対記波状の樹脂組成物中の執記機能と動 記無視フィラーとの比重差を利用する方法、および付記 液状の樹脂組成物中の前記樹脂の粘度が高温状態で急激 に下がる性質を利用する方法等が好ました。 さらに、 討 記無機フィラーを耐記半導体装置の近傍に位置させる方 法として、前記回路基板を表述して前記機能と前記無機 フィラーとの比重差を利用する方法も好ましい。また。 前記無機フィラーの位置決めと、前記液状の機能組成物

[0019] さらに、村記半路体装置を半田ハンプを用いて村記回路等場に実装する方法、村記半路体装置を路程性接続利を用いて村記回路等場に実装する方法、および前記半路体装置を完起電板と路電性接続到とを用いて村記回路等場に実装する方法等も行ましい。

の硬化とを同一の工程で行う方法も好ましい。

【0 0 2 0】また、本架明に係る半導体秘密に実現体は、半導体装置が回路基板に実践され、前記半導体経置と前記回路基板に実践され、前記半導体経置と前記回路基板との間壁に増延と無視フィラーとを会で、一個型型を開発を使用した状態をあることを特徴とする。さらに、一般影響保強を対すが記回路基板の対して製造力のに変化する対記型胎組成物が向えられていることが好ましい。また、前記半導体経電の無断限保教が前記回路基板の無断級保教とりも大きい場合には、村記世路組成物中の背記無視フィラーが前記半導体発電の連絡には、村記世路組成物中の背記無視フィラーが前記半導体発電の連絡には、村記世路組成物中の対記無視フィラーが前記半導体発電の連絡をには、村記世路組成物中の対記無視フィラーが前記半導体発達の連絡には、村記世路組成物中の対記無視フィラーが前記半導体発達の近傍に位置した状態であることが好ましい。

【0021】このような構成にしたことにより、垂直方向においては、対記書語組成物の垂直方向の無影染係数の平均値と、対記書場体装置と対記回路萎版との接続部分の垂直方向の無影染係数の値とをほぼ同一に推持することができ、平面方向においては、垂直方向に無影像係数が変化する前記憶路組成物によって、対記書路体機震側と対記回路萎縮側との無影像係数の差を採和することができる。したがうて、対記書路組成物の途影像による無成力の発生を垂直方向および平面方向を形成による無成力の発生を垂直方向おより、対記事路保存器と対定回路基版の無限を数点を対しませなり、対記事路保存器と対定の高い事態を保険が異なる場合においても、情額性の高い事態を保険が異なりませなる。

【0022】さらに、対記書館組成物の対記回路登板に 対する重直方向の熱態機能数の平均値と、前記半導体装 電と対記回路登板との接続部分の対記回路登板に対する 重直方向の熱態機能数の値とがほぼ一致するように、前 記書館と対記無機フィラーとの割合が調整された対記書 能組成物が備えられていることが好ましい。前記書館組 成物中の対記無機フィラーとしては、球状の無機フィラーが用いられていることがほました。

【0023】また、前記半導体装置が半田バンブを用いて対記回路を振仁実装されていること、前記半導体基面が強電性接名列を用いて対記回路 著版に実装されていること、および前記半導体硬度が突起電場と適電性接名列とを用いて対記回路 著版に実装されていることも好ましい。

[0024]

【発明の実施の形態】以下、本発明の実施の形理について、回面に基づいて説明する。回1は、本発明の第一の実施形態に係る半導体装置の実装方法についての工程図を示している。回1において、1は半導体装置。2は第一手電極、3は導電性接き利による接合部、7は液状の増脂組成物、8は開始、9は無機フェラー、10は硬化後の衝態組成物である。以下、回1の工程図に基づいて、この第一の実施形態に係る半導体装置の実装方法について説明する。

【0025】まず、図1(a)に示すように、半途体験 多1の端子電極2にあらかじの返電性度者到3.を形成す る。この場合、 は電性度者到3は、 編子電極2の上に直 接形成してもよいし、 編子電極2にあらかじの形成した 突起電極(パンプ)の上に形成してもよい。

【0026】 次に、図1(b)に示すように、この半導体硬度1をフェースダウン(下向き)にして回路要核4(別えばガラエボ要板)の接頭電極5の所定の位置に位置合わせを行い、回路要核4の上に半導体装置1を搭載する。これにより、半導体装置1の螺子電極2と回路要核4の接頭電極5とが導電性接番剤による接合部5によって電気的に接続される。この場合、半導体装置1の熱

膨張係数は回路基版4の熱彫張係数よりも小さい。

【0027】 次に、回1(o)に示すように、半遅体装置1と回路基板4との間壁に液状の樹脂組成物7を充填する。そして、回1(d)に示すように、回路基板4を表近して150で程度の選長で加熱することにより液状の樹脂組成物7を配じませる。そうすると、液状の樹脂組成物7中で、樹脂8(例えばエボキシ樹脂)と無機フィラー9(例えばシリカ)との比重差によって無機フィラー9が半路体装置1側に次降した状況での硬化板の樹脂組成物1.0を得ることができる。

【0028】以上の工程により、図2に示すような手塔体装置1の実験体を得ることができる。このとき用いられる流状の樹脂組成物プには、少なくとも樹脂8と無機フィラータとが含有されている。またこの樹脂組成物フとしては、硬化後の樹脂組成物10の熱影張係数が延竜性機高利の接合部6の熱態張係数に一致するように、樹脂8と無機フィラータとの割合が調整されているものが用いられる。このため、硬化後の樹脂組成物10中で無機フィラータが試験した状態であっても、硬化後の樹脂組成物10の平均した重直方向の熱影張係数は基礎性接着剤の接合部5の重直方向の熱影張係数と一致している。

【0029】また、上記工程においては、無機フィラー 9を半座体験者1側に寄せた状态で硬化させたので、硬化係の増加組成物10の平面方向の熱脈級係数は、熱脈 係係数の小さい半座体装器1側では小さく、熱影操係数 の大きに回路差版4側では大きいといったように、硬化 後の割陥組成物10中で垂直方向に熱影優係数の傾斜を 著する。

【0030】したがって、半球体映通1を高温で使用する場合においても、半球体映道1と回路参照4との同態に存在する硬化核の機能組成物10の無影景による重直方向および平面方向の熱な力の発生を助止することができる。その結果、観索的な機様の情報性の高い半塚体装置1の実装体を得ることができる。

【0031】また、以上の構成にすることにより、液状の機能組成物7を加熱硬化した後に構造に戻す際においても、硬化後の機能組成物10の無収離による重面方向および平面方向の熱応力の発生を防止することができる。したがって、平準体装置1を回路差近4に実現するこの概念的な接続の信頼性が向上する。

【0032】図3は、本発明の第二の実施形制に係る半路体製造の実装体を示している。図3において、1は半路体製造、2は端子電極、4は回路基板、5は接抗電低、6は基電性投影剤による接合部、10は硬化後の樹脂組成物、11は交起電板である。

【0033】 この第二の実施形紀に係る半導体装置の実 装体は、半導体装置1の線子電保2に突起電保11を設 けた相成としている。その他の相成は、実質的に上記第 一の実施形態と同様である。突起電保11の材料として は、Au等を用いる。この第二の実施形態に示したように、紹子電優2に突延電優11を設けた構成とすると、上記第1の実施形態の効果に加えて、半塔株装置1を回路整仮4に実装する器の基電性提毛剤の広がりを規制することができ、微細ビッチでの接合が可能となる。 【0034】図4は、本発明の第三の実施形態に係る半

【9034】図4は、本発明の第三の実施形態に係る半 資体装置の実装体を示している。図4において、1は半 資体装置、2は端子電優、4は回路参振、5は接続電 優、10は硬化後の増脂組成物、12は半田による複合 部である。

(10035) この第三の実施形理に係る半塩体拠点の実 経体は、半路体拠点1の端子電像2を回路基板4の端子 電板5に半田による接合部12で実装した様成としてい る。その他の様成は、実質素に上記第一の実施形距と同様である。

【00361 この第三の実施形態に示したように、単田による傾合部12を用いて半路体装置1を回路等板4に実際する構成とすると、上記第1の実施形態の効果に加えて、半路体装置1を回路等板4により強固に実験することができる。また、従来の単田による実装方法では、無応力の問題で回路等板の材質が半路体装置の無能、低係数に近いもの(例えば、セラミック参加)に現立されていたが、本実施形態によれば、あらゆる材質の回路等板を用いることが可能となる。

【100:37】また、以上の第一の実施形理、第二の実施形理および第三の実施形理においては、単導体硬度1の 無能無係数よりも回路差接4の無能機を数の方が大きい 場合を認定して、機能組成物中の無数フィラー9を半導 体硬度1個に沈降させた構成して、近期したが、本発 明はこれに限定されるものではない。半導体硬度1個に沈降させた構成を表 を影任数よりも回路差接4の熱能無係数の方が小さい場合 合(本実施形理と逆の関係)には、機能組成物中の無极 フィラー9を回路差接4個に沈降させた構成とすればよ く、この構成は、液状の機能組成物の硬化を行う際に、 回路差板4を表現さずに硬化させることによって容易に 得ることができる。

【発明の効果】 本売明に係る半路体験室の実装方法によれば、半路体験室の実装体を生産する限に高温状態から 常温状態にする工程を行った場合においても、機能組成 物の無収縮による重直方向および平面方向の熱応力の発 生を防止することができる。したかって、半路体検査を 回路基据に信頼性高く実施することができる。

【100:39】また、本発明に係る半海体装置の実装体によれば、この半海体装置の実装体を高温状態で使用する場合にあっても、樹脂組成物の熱膨張による垂直方向および平面方向の熱応力の発生を防止することができる。したがって、半海体装置の実装体は情報性の高いものとなる。

なる。 【図面の簡単な説明】

[図1] 本発明の第一の実施形態に係る半進体装置の実 3 「基電性接着到 統方法を示す工程図 固路基板 【図2】 本発明の第一の実施形態に係る半導体装置の実 5 接抗電極 装件の要部断面図 導電性接毛剤による接合部 【図3】本発明の第二の実施形態に保る半導体装置の実 遊状の樹脂組成物 経体の要部断面図 樹脂 【図 4】本発明の第三の実施形態に係る半導体装置の実 9 ・無機フィラー 装体の要部断面図 硬化後の樹脂組成物 1.0 【図5】従来技術における単導体装置の実装体の要部断 英起卷锤 11 OD SI 12,13 半田による接合部 【符号の説明】 對止性脂 1 半導体装置 2 缩子电缆 [2] (E 3) (5) [国5]. fer

(**3**41

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER: _____

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.